Bionix1441 Bionix1441 - 3 months ago 18
C Question

Implicit rule skipped by makefile?

I have a Makefile for compiling some C source files, and put the output in different Build directory, it looks a bit like the makefile below:

# make variable will be exanded when used (and not at declaration)
OBJECTS:= $(addprefix $(OBJDIR), $(notdir $(patsubst %.c,%.o,$(wildcard $(SRCDIR)/*.c))))

SOURCES:=$(wildcard $(SRCDIR)/*.c))

.PHONY: copySourcesOver linkSources sharedLibrary
copySourcesOver: $(SOURCES)

# pattern
$(OBJECTS)/%.o : $(OBJECTS)/%.c
gcc -fPIC $< -o $@

linkSources: $(OBJECTS)
gcc -shared -o $@

sharedLibrary: copySourcesOver \
linkSources \

So what is happening is that when I run the target:

make sharedLibrary

I get no rule for making
. The interesting part is when I make this target a second time I don't get this makefile error, and I get the shared library.

I have done a bit of research and I have found out that Makefile does not expand implicit rules for PHONY targets, that is why I have changed
from a PHONY target to a normal file. But unfortunately it does not solve the issue.

I don't see why the pattern is only executed the second time I run
make sharedLibrary


Make executes in 2 phases. In the first phase it checks what targets are out-of-date and need updating. In the second phase it executes the commands that updates the targets. That means that it checks that the object files are up to date before it actually copies the source files.

So it checks and determines that the object files are up-to-date THEN it copies the (updated) source files to $(OBJDIR).

There is some good reading on this subject in the docs.